Skip navigation
Please use this identifier to cite or link to this item:
Title: Optimizing Neural Network Performance by Integrating ASICs Optimized for Machine Learning with SDRAM
Authors: Ham, Eric
Advisors: Verma, Naveen
Department: Electrical Engineering
Certificate Program: Robotics & Intelligent Systems Program
Class Year: 2019
Abstract: With steady advances in neural network technology, it has become necessary to develop hardware that is better suited to running neural networks. Many different hardware systems have been developed for this purpose, but here we focus on an Application Specific Integrated Circuit (ASIC) developed by Professor Naveen Verma’s group at Princeton University. This chip has demonstrated superior efficiency and power usage when compared with other similarly intentioned topologies. However, it lacks sufficient memory capacity to easily run the more complicated neural networks that are currently being developed. In this work, I propose adding a Synchronous Dynamic Random Access Memory (SDRAM) component to the existing ASIC in order to resolve this issue. I hope that this addition will allow this chip to run more complicated neural networks with larger training datasets more efficiently.
Type of Material: Princeton University Senior Theses
Language: en
Appears in Collections:Electrical Engineering, 1932-2020

Files in This Item:
File Description SizeFormat 
HAM-ERIC-THESIS.pdf7.09 MBAdobe PDF    Request a copy

Items in Dataspace are protected by copyright, with all rights reserved, unless otherwise indicated.