Skip navigation
Please use this identifier to cite or link to this item:
Title: Design Rule Checker on Celoxica's RC1000-PP with Xilinx Virtex 4000E FPGA
Authors: Model, Joshua T.
Kulansky, David M.
Advisors: Luo, Zhen
Department: Electrical Engineering
Class Year: 2001
Extent: 11 Pages
Other Identifiers: 14622
Location : This thesis can be viewed in person at the Mudd Manuscript Library. To order a copy complete the Senior Thesis Request Form. For more information contact
Type of Material: Princeton University Senior Theses
Appears in Collections:Electrical Engineering, 1932-2017

Files in This Item:
There are no files associated with this item.

Items in Dataspace are protected by copyright, with all rights reserved, unless otherwise indicated.